Covered: Stable release 0.7.1 now available

Covered is a Verilog code coverage utility using VCD/LXT dumpfiles (or VPI simulation interface) and the design to generate line, toggle, memory, combinational logic, FSM state/arc and assertion coverage report metrics viewable via GUI or ASCII format. 
 
 
See package notes for details.

Discussion Forums:

News sourceforge.net/ Open Source Open Source Internet Technology Security Programming Software Hardware